

# STE48NM50

N-CHANNEL 550V @ Tjmax - 0.08 $\Omega$  - 48A ISOTOP

# MDmesh<sup>™</sup> MOSFET

#### **Table 1: General Features**

| ТҮРЕ      | V <sub>DSS</sub><br>(@Tjmax) | R <sub>DS(on)</sub> | ID   |
|-----------|------------------------------|---------------------|------|
| STE48NM50 | 550V                         | < 0.1Ω              | 48 A |

- TYPICAL  $R_{DS}(on) = 0.08\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

#### DESCRIPTION

The MDmesh<sup>™</sup> is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH<sup>™</sup> horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.


#### APPLICATIONS

The MDmesh<sup>™</sup> family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.

# Figure 1: Package



Figure 2: Internal Schematic Diagram



#### Table 2: Order Codes

| SALES TYPE | MARKING | PACKAGE | PACKAGING |
|------------|---------|---------|-----------|
| STE48NM50  | E48NM50 | ISOTOP  | TUBE      |

| Symbol              | Parameter  | Value      | Unit |  |
|---------------------|--|------------|------|--|
| $V_{GS}$            | Gate- source Voltage                                 | ±30        | V    |  |
| ID                  | Drain Current (continuous) at T <sub>C</sub> = 25°C  | 48         | А    |  |
| ID                  | Drain Current (continuous) at T <sub>C</sub> = 100°C | 30         | А    |  |
| I <sub>DM</sub> (•) | Drain Current (pulsed)                               | 192        | А    |  |
| P <sub>TOT</sub>    | Total Dissipation at $T_C = 25^{\circ}C$             | 450        | W    |  |
|                     | Derating Factor                                      | 3.6        | W/°C |  |
| dv/dt (*)           | Peak Diode Recovery voltage slope                    | 15         | V/ns |  |
| V <sub>ISO</sub>    | Insulation Winthstand Voltage (AC-RMS)               | 2500       | V    |  |
| T <sub>stg</sub>    | Storage Temperature                                  | -65 to 150 | °C   |  |
| Тj                  | Max. Operating Junction Temperature                  | 150        | °C   |  |

### Table 3: Absolute Maximum ratings

(•)Pulse width limited by safe operating area

(\*)  $I_{SD} \le 48A$ , di/dt  $\le 400 \text{ A}/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_j \le T_{JMAX}$ .

#### **Table 4: Thermal Data**

| Rthj-case      | Thermal Resistance Junction-case | Max | 0.28 | °C/W |
|----------------|----------------------------------|-----|------|------|
| Rthc-sink (**) | Thermal Resistance Case-sink     | Тур | 0.05 | °C/W |

(\*\*) with conductive GREASE Applies

#### **Table 5: Avalanche Characteristics**

| Symbol          | Parameter   | Max Value | Unit |
|-----------------|---|-----------|------|
| I <sub>AR</sub> | Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)                            | 15        | A    |
| E <sub>AS</sub> | Single Pulse Avalanche Energy<br>(starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ ) | 810       | mJ   |

#### ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED) Table 6: On/Off

| Symbol               | Parameter  | Test Conditions                                      | Min. | Тур. | Max. | Unit |
|----------------------|--|--|------|------|------|------|
| V <sub>(BR)DSS</sub> | Drain-source<br>Breakdown Voltage                  | $I_D = 250 \ \mu A, \ V_{GS} = 0$                    | 500  |      |      | V    |
| I <sub>DSS</sub>     | Zero Gate Voltage                                  | V <sub>DS</sub> = Max Rating                         |      |      | 10   | μA   |
|                      | Drain Current (V <sub>GS</sub> = 0)                | V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125°C |      |      | 100  | μA   |
| I <sub>GSS</sub>     | Gate-body Leakage<br>Current (V <sub>DS</sub> = 0) | $V_{GS} = \pm 30V$                                   |      |      | ±100 | nA   |
| V <sub>GS(th)</sub>  | Gate Threshold Voltage                             | $V_{DS} = V_{GS}, I_D = 250 \mu A$                   | 3    | 4    | 5    | V    |
| R <sub>DS(on)</sub>  | Static Drain-source On Resistance                  | V <sub>GS</sub> = 10V, I <sub>D</sub> = 24A          |      | 0.08 | 0.1  | Ω    |

#### ELECTRICAL CHARACTERISTICS (CONTINUED) Table 7: Dynamic

| Symbol  | Parameter  | Test Conditions   | Min. | Тур.                       | Max. | Unit                       |
|---|--|---|------|----------------------------|------|----------------------------|
| g <sub>fs</sub> (1)   | Forward Transconductance   | Forward Transconductance $V_{DS} > I_{D(on)} \times R_{DS(on)max}$ , $I_D = 24A$                                  |      | 20                         |      | S                          |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub>                            | Input Capacitance<br>Output Capacitance<br>Reverse Transfer<br>Capacitance             | V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0   |      | 3700<br>610<br>80          |      | pF<br>pF<br>pF             |
| R <sub>G</sub>  | Gate Input Resistance  | f=1 MHz Gate DC Bias = 0<br>Test Signal Level = 20mV<br>Open Drain  |      | 1.7                        |      | Ω                          |
| t <sub>d(on)</sub><br>tr<br>t <sub>d(off)</sub><br>t <sub>f</sub><br>t <sub>c</sub> | Turn-on Delay Time<br>Rise Time<br>Turn-off Delay Time<br>Fall Time<br>Cross-over Time | $V_{DD}$ = 250V, I <sub>D</sub> = 24 A<br>R <sub>G</sub> = 4.7 $\Omega$ V <sub>GS</sub> = 10 V<br>(see Figure 14) |      | 40<br>35<br>18<br>23<br>44 |      | ns<br>ns<br>ns<br>ns<br>ns |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub>                                | Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge                           | $V_{DD} = 400$ V, $I_D = 48$ A,<br>$V_{GS} = 10$ V<br>(see Figure 18)   |      | 87<br>23<br>42             | 117  | nC<br>nC<br>nC             |

#### **Table 8: Source Drain Diode**


| Symbol   | Parameter  | Test Conditions   | Min. | Тур.              | Max. | Unit          |
|--|--|---|------|-------------------|------|---------------|
| I <sub>SD</sub>  | Source-drain Current   |   |      |                   | 48   | А             |
| I <sub>SDM</sub> (2)                                   | Source-drain Current (pulsed)  |   |      |                   | 192  | А             |
| V <sub>SD</sub> (1)                                    | Forward On Voltage   | $I_{SD} = 48 \text{ A}, V_{GS} = 0$   |      |                   | 1.5  | V             |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>rrm</sub> | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | I <sub>SD</sub> = 40 A, di/dt = 100 A/μs,<br>V <sub>DD</sub> = 100 V, T <sub>j</sub> = 25°C<br>(see Figure 16)  |      | 520<br>7.8<br>30  |      | ns<br>µC<br>A |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>rrm</sub> | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | I <sub>SD</sub> = 40 A, di/dt = 100 A/μs,<br>V <sub>DD</sub> = 100 V, T <sub>j</sub> = 150°C<br>(see Figure 16) |      | 680<br>11.2<br>33 |      | ns<br>µC<br>A |


Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

HV25430 Tj=150°C  $I_D(A)$ Tc=25°C Single pulse 10<sup>2</sup>  $100 \mu s$ 1ms 10<sup>1</sup> 10ms 10<sup>0</sup> D.C.  $10^{-1}$ 10<sup>-2</sup> <sup>⁴</sup> 10° <sup>4</sup> <sup>6</sup> <sup>8</sup> 1<sup>0</sup> <sup>4</sup> <sup>6</sup>10<sup>2</sup> 10<sup>3</sup>  $V_{DS}(V)$ 10<sup>-1</sup>


#### Figure 3: Safe Operating Area







#### **Figure 6: Thermal Impedance**



**Figure 7: Transfer Characteristics** 





Figure 8: Static Drain-source On Resistance



#### Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature





Figure 11: Source-Drain Diode Forward Characteristics



#### **Figure 12: Capacitance Variations**





Figure 13: Normalized On Resistance vs Temperature



**\_\_\_** 

Figure 14: Unclamped Inductive Load Test Circuit




Figure 15: Switching Times Test Circuit For Resistive Load





Figure 16: Test Circuit For Inductive Load Switching and Diode Recovery Times



## Figure 17: Unclamped Inductive Wafeform






Figure 18: Gate Charge Test Circuit



| DIM. |       | mm   |      |       | inch |       |  |
|------|-------|------|------|-------|------|-------|--|
|      | MIN.  | TYP. | MAX. | MIN.  | TYP. | MAX.  |  |
| А    | 11.8  |      | 12.2 | 0.466 |      | 0.480 |  |
| В    | 8.9   |      | 9.1  | 0.350 |      | 0.358 |  |
| С    | 1.95  |      | 2.05 | 0.076 |      | 0.080 |  |
| D    | 0.75  |      | 0.85 | 0.029 |      | 0.033 |  |
| E    | 12.6  |      | 12.8 | 0.496 |      | 0.503 |  |
| F    | 25.15 |      | 25.5 | 0.990 |      | 1.003 |  |
| G    | 31.5  |      | 31.7 | 1.240 |      | 1.248 |  |
| Н    | 4     |      |      | 0.157 |      |       |  |
| J    | 4.1   |      | 4.3  | 0.161 |      | 0.169 |  |
| К    | 14.9  |      | 15.1 | 0.586 |      | 0.594 |  |
| L    | 30.1  |      | 30.3 | 1.185 |      | 1.193 |  |
| М    | 37.8  |      | 38.2 | 1.488 |      | 1.503 |  |
| N    | 4     |      |      | 0.157 |      |       |  |
| 0    | 7.8   |      | 8.2  | 0.307 |      | 0.322 |  |





## Table 9: Revision History

| Date        | Revision | Description of Changes    |
|-------------|----------|---------------------------|
| 30/Mar/2005 | 2        | Modified value in table 7 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America